

THYRISTOR MODULE

222A / 800V

P A T 1 0 0 8

P A H 1 0 0 8

FEATURES


- * Isolated Base
- * Dual Thyristors or Thyristor and Diode Anti-Parallel Circuit
- * High Surge Capability
- * UL Recognized, File No. E187184

TYPICAL APPLICATIONS




- * AC phase control
- * AC switch

OUTLINE DRAWING

PAT



PAH



Maximum Ratings

Approx Net Weight:155g

Parameter	Symbol	Grade	Unit
		PAT/PAH1008	
Repetitive Peak Off-State Voltage	V_{DRM}	800	V
Non Repetitive Peak Off-State Voltage	V_{DSM}	960	

Parameter		Conditions	Max Rated Value	Unit
RMS On-State Current	$I_{T(RMS)}$	50Hz Half Sine Wave condition $T_c=82^\circ C$	222	A
Surge On-State Current	I_{FSM}	50 Hz Half Sine Wave, 1Pulse Non-Repetitive	2000	A
I Squared t	I^2t	2msec to 10msec	20000	A^2s
Critical Rate of Turned-On Current	di/dt	$V_D=2/3V_{DRM}$, $I_{TM}=2 \cdot I_o$, $T_j=125^\circ C$ $I_G=200mA$, $di_G/dt=0.2A/\mu s$	100	$A/\mu s$
Peak Gate Power	P_{GM}		5	W
Average Gate Power	$P_{G(AV)}$		1	W
Peak Gate Current	I_{GM}		2	A
Peak Gate Voltage	V_{GM}		10	V
Peak Gate Reverse Voltage	V_{RGM}		5	V
Operating Junction Temperature Range	T_{jw}		-40 to +125	$^\circ C$
Storage Temperature Range	T_{stg}		-40 to +125	$^\circ C$
Isolation Voltage	Viso	Base Plate to Terminals, AC1min	2000	V
Mounting torque	Case mounting	Ftor	M5 Screw	2.4 to 2.8
	Terminals		M5 Screw	2.4 to 2.8

Value per 1 Arm



Electrical • Thermal Characteristics

Characteristics	Symbol	Test Conditions	Maximum Value.			Unit
			Min.	Typ.	Max.	
Peak Off-State Current	I_{DM}	$V_{DM} = V_{DRM}, T_j = 125^\circ\text{C}$			40	mA
Peak On-State Voltage	V_{TM}	$I_{TM} = 300\text{A}, T_j = 25^\circ\text{C}$			1.38	V
Gate Current to Trigger	I_{GT}	$V_D = 6\text{V}, I_T = 1\text{A}$	$T_j = -40^\circ\text{C}$		200	mA
			$T_j = 25^\circ\text{C}$		100	
			$T_j = 125^\circ\text{C}$		50	
Gate Voltage to Trigger	V_{GT}	$V_D = 6\text{V}, I_T = 1\text{A}$	$T_j = -40^\circ\text{C}$		4	V
			$T_j = 25^\circ\text{C}$		2.5	
			$T_j = 125^\circ\text{C}$		2	
Gate Non-Trigger Voltage	V_{GD}	$V_D = 2/3V_{DRM}, T_j = 125^\circ\text{C}$	0.25			V
Critical Rate of Rise of Off-State Voltage	dv/dt	$V_D = 2/3V_{DRM}, T_j = 125^\circ\text{C}$	500			V/ μs
Turn-Off Time	t_q	$I_{TM} = I_O, V_D = 2/3V_{DRM}$ $dv/dt = 20\text{V}/\mu\text{s}, V_R = 100\text{V}$ $-di/dt = 20\text{A}/\mu\text{s}, T_j = 125^\circ\text{C}$		100		μs
Turn-On Time	t_{gt}	$T_j = 25^\circ\text{C}, I_{TM} = I_{T(RMS)}$		6		μs
Delay Time	t_d	$V_D = 100\text{V}, I_G = 200\text{mA}$		2		μs
Rise Time	t_r	$di/dt = 0.2\text{A}/\mu\text{s}$		4		μs
Latching Current	I_L	$T_j = 25^\circ\text{C}$		100		mA
Holding Current	I_H	$T_j = 25^\circ\text{C}$		50		
Thermal Resistance *1	$R_{th(j-c)}$	Junction to Case			0.15	$^\circ\text{C}/\text{W}$
	$R_{th(c-f)}$	Base Plate to Heat Sink with Thermal Compound			0.1	


Value Per 1Arm

*1: Value Per Module

PAT/PAH1008 OUTLINE DRAWING (Dimensions in mm)



PAT



PAH

