

IRFBC40, IRFBC42

6.2A and 5.4A, 600V, 1.2 and 1.6 Ohm, N-Channel Power MOSFETs

January 1998

Features

- 6.2A and 5.4A, 600V
- $r_{DS(ON)} = 1.2\Omega$ and 1.6Ω
- · Repetitive Avalanche Energy Rated
- Simple Drive Requirements
- · Ease of Paralleling
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.


Formerly developmental type TA17426.

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRFBC40	TO-220AB	IRFBC40
IRFBC42	TO-220AB	IRFBC42


NOTE: When ordering, include the entire part number.

Symbol



Packaging

JEDEC TO-220AB



IRFBC40, IRFBC42

Absolute Maximum Ratings T_C = 25°C, Unless Otherwise Specified IRFBC40 IRFBC42 **UNITS** 600 600 600 600 ٧ 6.2 5.4 3.9 3.4 Α 25 22 Α Gate to Source Voltage......V_{GS} V ±20 ±20 125 125 W Linear Derating Factor..... 1.0 W/oC 1.0 570 570 mJ οС -55 to 150 -55 to 150 Maximum Temperature for Soldering °c °c 300 300 260 260

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA, (Figure 11)		-	-	٧
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$		-	4.0	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V		-	25	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V, T_{J} = 125^{\circ}\text{C}$	-	-	250	μΑ
On-State Drain Current (Note 4) IRFBC40	I _{D(ON)}	$V_{DS} > I_{D(ON) \times r} I_{DS(ON)MAX}, V_{GS} = 10V$		-	-	А
IRFBC42	1			-	-	Α
Gate to Source Leakage	I _{GSS}	V _{GS} = ±20V	-	-	±100	nA
Drain to Source On Resistance (Note 2) IRFBC40	r _{DS(ON)}	V _{GS} = 10V, I _D = 3.4A, (Figures 9, 10)		0.97	1.2	Ω
IRFBC42	1			1.2	1.6	Ω
Forward Transconductance (Note 4)	9fs	V _{DS} ≥ 100V, I _{DS} = 3.4A, (Figure 13)	4.7	70	-	S
Turn-On Delay Time	t _{d(ON)}	$V_{DD}=300V,\ I_D\approx 6.2A,\ R_G=9.1\Omega,\ V_{GS}=10V,\ R_L=47\Omega,\ (Figures\ 17,\ 18)$ Switching Speeds are Essentially ndependent of Operating Temperature		13	20	ns
Rise Time	t _r			18	27	ns
Turn-Off Delay Time	t _d (OFF)			55	83	ns
Fall Time	t _f			20	30	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V _{GS} = 10V, I _D = 6.2A, V _{DS} = 0.7 x Rated BV _{DSS} , (Figures 19, 20) Gate Charge is Essentially Independent of Operating Temperature		40	60	nC
Gate to Source Charge	Q _{gs}			5.5	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			20	-	nC
Input Capacitance	C _{ISS}	$V_{GS} = 0V$, $V_{DS} = 25V$, $f = 1.0MHz$, (Figure 12)		1300	-	pF
Output Capacitance	Coss			160	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	45	-	pF

^{1.} $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Internal Drain Inductance	L _D	Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die	Symbol Showing the	-	4.5	-	nΗ
Internal Source Inductance	Ls	Measured From the Source Lead, 6mm (0.25in) From Header to Source Bonding Pad		-	7.5	-	nΗ
Thermal Resistance Junction to Case	$R_{ heta JC}$		•	-	-	1.0	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Typical Socket Mount		-	-	80	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET	φD	-	-	6.2	Α
Pulse Source to Drain Current (Note 3)	I _{SDM}	Symbol Showing the Integral Reverse P-N Junction Diode	G S S	1	-	25	A
Diode Source to Drain Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 6.2A$, $V_{GS} = 0V$, (Figure 8)		-	-	1.5	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}\text{C}$, $I_{SD} = 6.2\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		200	450	940	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{o}C$, $I_{SD} = 6.2A$, $dI_{SD}/dt = 100A/\mu s$		1.8	3.8	8.0	μC

NOTES:

- 2. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 50V, starting T_J = 25°C, L = 16mH, R_G = 25 Ω , peak I_{AS} = 6.8A. (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE