


- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- 175°C Operating Temperature
- Fast Switching
- Ease of Parallelizing
- Simple Drive Requirements



$V_{DSS} = -60V$


$R_{DS(on)} = 0.14\Omega$

$I_D = -18A$

## Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-18	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-13	
$I_{DM}$	Pulsed Drain Current ①	-72	
$P_D @ T_C = 25^\circ C$	Power Dissipation	88	W
	Linear Derating Factor	0.59	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	370	mJ
$I_{AR}$	Avalanche Current ①	-18	A
$E_{AR}$	Repetitive Avalanche Energy ①	8.8	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	-4.5	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +175	$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in (1.1 N.m)	

## Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{JC}$	Junction-to-Case	—	—	1.7	$^\circ C/W$
$R_{CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{JA}$	Junction-to-Ambient	—	—	62	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-60	—	—	V	$V_{\text{GS}}=0\text{V}$ , $I_D=-250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	-0.060	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D=-1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.14	$\Omega$	$V_{\text{GS}}=-10\text{V}$ , $I_D=-11\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=-250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	5.9	—	—	S	$V_{\text{DS}}=-25\text{V}$ , $I_D=-11\text{A}$ ④
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	-100	$\mu\text{A}$	$V_{\text{DS}}=-60\text{V}$ , $V_{\text{GS}}=0\text{V}$
		—	—	-500		$V_{\text{DS}}=-48\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{\text{GS}}=-20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	100		$V_{\text{GS}}=20\text{V}$
$Q_g$	Total Gate Charge	—	—	34	nC	$I_D=-18\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	9.9		$V_{\text{DS}}=-48\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	16		$V_{\text{GS}}=-10\text{V}$ See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	18	—	ns	$V_{\text{DD}}=-30\text{V}$
$t_r$	Rise Time	—	120	—		$I_D=-18\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	20	—		$R_G=12\Omega$
$t_f$	Fall Time	—	58	—		$R_D=1.5\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
$L_s$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	1100	—		
$C_{\text{oss}}$	Output Capacitance	—	620	—	pF	$V_{\text{GS}}=0\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	100	—		$V_{\text{DS}}=-25\text{V}$ $f=1.0\text{MHz}$ See Figure 5

**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	-18	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	-72		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	-6.3	V	$T_J=25^\circ\text{C}$ , $I_s=-18\text{A}$ , $V_{\text{GS}}=0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	100	200	ns	$T_J=25^\circ\text{C}$ , $I_F=-18\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	0.28	0.52	$\mu\text{C}$	$dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_s+L_D$ )				


**Notes:**

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)


③  $I_{\text{SD}} \leq -18\text{A}$ ,  $dI/dt \leq 170\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$

②  $V_{\text{DD}}=-25\text{V}$ , starting  $T_J=25^\circ\text{C}$ ,  $L=1.3\text{mH}$   
 $R_G=25\Omega$ ,  $I_{AS}=-18\text{A}$  (See Figure 12)


④ Pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .

$-I_D$ , Drain Current (mA)

**Fig 1.** Typical Output Characteristics,  
 $T_C = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_C = 175^\circ\text{C}$


 $-I_D$ , Drain Current (mA)

**Fig 3.** Typical Transfer Characteristics


$R_{DS(\text{ON})}$ , Drain-to-Source On Resistance  
(Normalized)




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1506

**Appendix B:** Package Outline Mechanical Drawing – See page 1509

**Appendix C:** Part Marking Information – See page 1516

**Appendix E:** Optional Leadforms– See page 1525

**International**  
**IR** Rectifier