Data Sheet No. PD60147 rev.U



IR2110(-1-2)(S)PbF/IR2113(-1-2)(S)PbF

HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +500V or +600V Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V logic compatible Separate logic supply range from 3.3V to 20V Logic and power ground ±5V offset
- CMOS Schmitt-triggered inputs with pull-down
- Cycle by cycle edge-triggered shutdown logic
- Matched propagation delay for both channels
- Outputs in phase with inputs

Product Summary

V _{OFFSET} (IR2110 (IR2113	
I _O +/-	2A / 2A
Vout	10 - 20V
t _{on/off} (typ.)	120 & 94 ns
Delay Matching (I (I	R2110) 10 ns max. R2113) 20ns max.


Packages

Description

The IR2110/IR2113 are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum

16-Lead SOIC 14-Lead PDIP IR2110S/IR2113S IR2110/IR2113

driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 500 or 600 volts.



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.

Symbol	Definition	Min.	Max.	Units	
VB	High side floating supply voltage (IR2110)		-0.3	525	
	(IR2113)	I	-0.3	625	
VS	High side floating supply offset voltage		V _B - 25	V _B + 0.3	
V _{HO}	High side floating output voltage		V _S - 0.3	V _B + 0.3	
V _{CC}	Low side fixed supply voltage		-0.3	25	
V _{LO}	Low side output voltage		-0.3	V _{CC} + 0.3	V
V _{DD}	Logic supply voltage		-0.3	V _{SS} + 25	
V _{SS}	Logic supply offset voltage		V _{CC} - 25	V _{CC} + 0.3	
V _{IN}	Logic input voltage (HIN, LIN & SD)		V _{SS} - 0.3	V _{DD} + 0.3	
dV _s /dt	Allowable offset supply voltage transient (figure 2)		_	50	V/ns
PD	Package power dissipation @ $T_A \le +25^{\circ}C$ (14 lead DIP)		_	1.6	14/
	(16 lead SOIC)		_	1.25	W
R _{THJA}	Thermal resistance, junction to ambient (14 lead DIP)		—	75	°0444
	(16 lead SOIC)		_	100	°C/W
TJ	Junction temperature		—	150	
Ts	Storage temperature		-55	150	°C
TL	Lead temperature (soldering, 10 seconds)		_	300	

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in figures 36 and 37.

Symbol	Definition		Min.	Max.	Units
VB	High side floating supply absolute voltag	e	V _S + 10	V _S + 20	
Vs	High side floating supply offset voltage	(IR2110)	Note 1	500	
		(IR2113)	Note 1	600	
V _{HO}	High side floating output voltage		Vs	VB	
V _{CC}	Low side fixed supply voltage		10	20	v
VLO	Low side output voltage		0	Vcc	
V _{DD}	Logic supply voltage		V _{SS} + 3	V _{SS} + 20	
Vss	Logic supply offset voltage		-5 (Note 2)	5	
V _{IN}	Logic input voltage (HIN, LIN & SD)		V _{SS}	V _{DD}	
TA	Ambient temperature		-40	125	°C

Note 1: Logic operational for V_S of -4 to +500V. Logic state held for V_S of -4V to - V_{BS} . (Please refer to the Design Tip DT97-3 for more details).

Note 2: When V_{DD} < 5V, the minimum V_{SS} offset is limited to - V_{DD} .

International **IOR** Rectifier

IR2110(-1-2)(S)PbF/IR2113(-1-2)(S)PbF

Dynamic Electrical Characteristics


 V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15V, C_L = 1000 pF, T_A = 25°C and V_{SS} = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.

Symbol	Definition	Figure	Min.	Тур.	Max.	Units	Test Conditions
t _{on}	Turn-on propagation delay	7	_	120	150		V _S = 0V
t _{off}	Turn-off propagation delay	8	_	94	125		V _S = 500V/600V
t _{sd}	Shutdown propagation delay	9	_	110	140	ns	V _S = 500V/600V
tr	Turn-on rise time	10	_	25	35	115	
t _f	Turn-off fall time	11	_	17	25		
MT	Delay matching, HS & LS (IR2110)		—	—	10		
	turn-on/off (IR2113)	—	—	-	20		

Static Electrical Characteristics

VBIAS (V_{CC}, V_{BS}, V_{DD}) = 15V, T_A = 25°C and V_{SS} = COM unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all three logic input leads: HIN, LIN and SD. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Figure	Min.	Тур.	Max.	Units	Test Conditions
VIH	Logic "1" input voltage	12	9.5	—	—		
VIL	Logic "0" input voltage	13	_	_	6.0		
VOH	High level output voltage, V _{BIAS} - V _O	14	_	—	1.2		I _O = 0A
V _{OL}	Low level output voltage, VO	15	_	_	0.1		I _O = 0A
I _{LK}	Offset supply leakage current	16	_	—	50		V _B =V _S = 500V/600V
I _{QBS}	Quiescent V _{BS} supply current	17	_	125	230		$V_{IN} = 0V \text{ or } V_{DD}$
IQCC	Quiescent V _{CC} supply current	18	_	180	340	μA	$V_{IN} = 0V \text{ or } V_{DD}$
I _{QDD}	Quiescent V _{DD} supply current	19	_	15	30		$V_{IN} = 0V \text{ or } V_{DD}$
I _{IN+}	Logic "1" input bias current	20	_	20	40		V _{IN} = V _{DD}
I _{IN-}	Logic "0" input bias current	21	_	—	1.0		V _{IN} = 0V
V _{BSUV+}	V _{BS} supply undervoltage positive going threshold	22	7.5	8.6	9.7		
VBSUV-	V _{BS} supply undervoltage negative going threshold	23	7.0	8.2	9.4		
V _{CCUV+}	V _{CC} supply undervoltage positive going threshold	24	7.4	8.5	9.6	v	
V _{CCUV-}	V _{CC} supply undervoltage negative going threshold	25	7.0	8.2	9.4		
IO+	Output high short circuit pulsed current	26	2.0	2.5	-		$V_O = 0V$, $V_{IN} = V_{DD}$ $PW \le 10 \ \mu s$
1 ₀₋	Output low short circuit pulsed current	27	2.0	2.5	—	A	V_{O} = 15V, V_{IN} = 0V PW \leq 10 µs




Functional Block Diagram


Lead Definitions

Symbol	Description
V _{DD}	Logic supply
HIN	Logic input for high side gate driver output (HO), in phase
SD	Logic input for shutdown
LIN	Logic input for low side gate driver output (LO), in phase
V _{SS}	Logic ground
VB	High side floating supply
НО	High side gate drive output
Vs	High side floating supply return
Vcc	Low side supply
LO	Low side gate drive output
COM	Low side return

Lead Assignments



International






Figure 1. Input/Output Timing Diagram

Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit




Figure 5. Shutdown Waveform Definitions




Figure 4. Switching Time Waveform Definition





Figure 6. Delay Matching Waveform Definitions


www.irf.com






International

TOR Rectifier



www.irf.com

LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

Part only available Lead Free

14-Lead PDIP IR2110 order IR2110PbF
14-Lead PDIP IR2110-1 order IR2110-1PbF
14-Lead PDIP IR2110-2 order IR2110-2PbF
14-Lead PDIP IR2113 order IR2113PbF
14-Lead PDIP IR2113-1 order IR2113-1PbF
14-Lead PDIP IR2113-2 order IR2113-2PbF
16-Lead SOIC IR2110S order IR2113SPbF
16-Lead SOIC IR2113S order IR2113SPbF

International IGR Rectifier IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 This product has been qualified per industrial level Data and specifications subject to change without notice 3/23/2005

www.irf.com