256 x 4-Bit TTL Bipolar IMOX™ RAM

#### DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

# GENERAL DESCRIPTION

The Am93412/22 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one  $(\overline{\text{CS}_1})$  and active HIGH chip select two (CS<sub>2</sub>) as well as open collector OR tieable outputs (Am93412) or three-state outputs (Am93422).


An active-LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{CS_1}$ ) and write line ( $\overline{WE}$ ) are LOW and chip select two ( $CS_2$ ) is HIGH, the information on data inputs ( $D_0$  through  $D_3$ ) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one  $(\overline{CS_1})$  LOW and the chip select two  $(CS_2)$  HIGH and the write line  $(\overline{WE})$  HIGH and with the output enable  $(\overline{OE})$  LOW. The information stored in the addressed word is read out on the noninverting outputs  $(O_0$  through  $O_3$ ).

The outputs of the memory go to an inactive high-impedance state whenever chip select one  $(\overline{CS}_1)$  is HIGH, chip select two  $(CS_2)$  is LOW, output enable  $(\overline{OE})$  is HIGH, or during the writing operation when write enable  $(\overline{WE})$  is LOW.

#### **BLOCK DIAGRAM**



## MODE SELECT TABLE

		Input			Output	
CS <sub>2</sub>	CS <sub>1</sub>	WE	ŌĒ	Dn	On	Mode
L	Х	X	Х	Х	*Hi-Z	Not Select
X	Н	X	X	Х	*Hi-Z	Not Select
Н	L	Ξ	Ι	Х	*Hi-Z	Output Disable
н	L	Ι	٦	Χ, .	Selected Data	Read Data
Н	<del>ا</del> ۔	٦	Х	L	*Hi-Z	Write "0"
Н	L	L	Χ	Ι	*Hi-Z	Write "1"
Н	L	L	н	٦	*Hi-Z	Write "0" Out- put Disable
н	L	L	н	Ι	*Hi-Z	Write "1" Out- put Disable
11 - 1	101					- · · ·

H = HIGH L = LOW


X = Don't Care

\*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93422A/422 and as output high level for the Am93412A/412.

## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	Am93412A	Am93412A Am93412		Am93412
Three-State Part Number	Am93422A	Am93422	Am93422A	Am93422
Access Time	35 ns	45	ns	60 ns
Temperature Range	С	С	М	М

# CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

# LOGIC SYMBOL



## **ORDERING INFORMATION** (Cont'd.)

## **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number


B. Speed Option (if applicable)

Am93412 = Open-Collector, Standard Power Am93422 = Three-State, Standard Power

C. Package Type

D. Temperature Range

E. Optional Processing



Valid Combinations						
AM93422						
AM93422A AM93412	PC, PCB,					
	DC, DCB, LC, LCB					
AM93412A	1 20, 200					

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

#### **CPL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type



#### 

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65 to +150°C
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
DC Voltage Applied to Outputs	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage	0.5 V to +5.5 V
DC Input Current	30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES** (Note 6)

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test	Test Conditions		Typ. (Note 1)	Max.	Units	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA	2.4	3.6		Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8.0 mA		0.350	0.45	Volts	
ViH	Input HIGH Level (Note 3)	Guaranteed input logical	HIGH voltage for all inputs	2.1			Volts	
VIL	Input LOW Level (Note 3)	Guaranteed input logical	LOW voltage for all inputs			0.8	Volts	
h	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40	v		-100	-300	μА	
lін	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V			40	μА	
ISC (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-90	mA	
1	D	ALL inputs = GND	Commercial			155		
Icc	Power Supply Current	V <sub>CC</sub> = Max.	Military			170	mA	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 m.	Α		-0.850	-1.5	Volts	
		V <sub>OUT</sub> = 2.4 V	Am93422A/422		0	50		
ICEX	Output Leakage Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93422A/422	-50	0		μА	
		V <sub>OUT</sub> = 4.5 V	Am93412A/412		0	100		
CIN	Input Pin Capacitance	See Note 5			4		pF	
Cout	Output Pin Capacitance	See Note 5			7		pF	

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

- 2. Applies only to devices with three-state outputs (Am93422 family).
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do
  not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization.
- 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>j</sub>.
  the So<sup>∞</sup> (with moving air) for Ceramic DIP


 $\theta_{jA}\cong 60^{\circ}\text{CW}$  (with moving air) for Ceramic DIP.  $\theta_{jC}\cong 36^{\circ}\text{C}/\text{W}$  for Flatpack and Leadless Chip Carrier.

<sup>\*</sup>See the last page of this spec for Group A Subgroup testing information.

# SWITCHING TEST CIRCUIT

# SWITCHING TEST WAVEFORMS

# KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
<del>}} (</del> ((	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

<sup>\*</sup>See notes after Switching Characteristics.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			Am93412A/93422A			Am93412/93422					
			C De	vices	M Devices		C Devices		M De	vices	]
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tpLH(A)(Note 2)	Delay from Address to Output		35		45		45		60	ns
2	t <sub>PHL</sub> (A)(Note 2)	(Address Access Time)									
3	t <sub>PZH</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	Delay from Chip Select to Active		25		35		30		45	ns
4	t <sub>PZL</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	Output and Correct Data									
5	t <sub>PZH</sub> (₩Ē)	Delay from Write Enable to Active Output and Correct Data		25		40		40		50	ns
6	t <sub>PZL</sub> (WE)	(Write Recovery)									
7	t <sub>PZH</sub> ( <del>OE</del> )	Delay from Output Enable to Active		25		35		30		45	ns
8	t <sub>PZL</sub> (OE)	Output and Correct Data									
9	t <sub>S</sub> (A)	Setup Time Address (Prior to Initiation of Write)	5		5		10		10		ns
10	t <sub>h</sub> (A)	Hold Time Address (After Termination of Write)	5		5		5		5		ns
11	t <sub>s</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	t <sub>h</sub> (DI)	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	t <sub>s</sub> (CS <sub>1</sub> ,CS <sub>2</sub> )	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
14	th(CS1,CS2)	Hold Time Chip Select (After Termination of Write)	5		5		5		5		ns
15	t <sub>pw</sub> (WE)	Min Write Enable Pulse Width to Insure Write	20		35		30		40		ns
16	t <sub>PHZ</sub> (CS <sub>1</sub> ,CS <sub>2</sub> )	Delay from Chip Select to Inactive	T	30		35		30		45	ns
17	tPLZ(CS1,CS2)	Output (Hi-Z)						50		,,,	
18	t <sub>PHZ</sub> (WE)	Delay from Write Enable to Inactive		30		40		35		45	ns
19	t <sub>PLZ</sub> (WE)	Output (Hi-Z)					l			"	
20	t <sub>PHZ</sub> (ŌĒ)	Delay from Output Enable to		30		35		30		45	ns
21	t <sub>PLZ</sub> ( <del>OE</del> )	Inactive Output (Hi-Z)					Ĺ				

Notes: 1. For AC and Functional Testing, V<sub>IH</sub> = 3.0 V and V<sub>IL</sub> = 0.0 V.


2. tp<sub>LH</sub>(A) and tp<sub>HL</sub>(A) are tested with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF with both input and output timing referenced to 1.5 V.

3. For open-collector devices, all delays from Write Enable (WE) or selects (CS<sub>1</sub>, CS<sub>2</sub>, OE) inputs to the Data Output (O<sub>0</sub> - O<sub>3</sub>) (tp<sub>LZ</sub>(WE), tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>), tp<sub>LZ</sub>(OE), tp<sub>LZ</sub>(WE), tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>LZ</sub>(OE)) are measured with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF; and tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>) the control output timing correspond to 1.5 V.


with both the input and output timing referenced to 1.5 V. tpzL(\overline{\text{WE}}), tpzL(\overline{\text{CS}}\_1, \overline{\text{CS}}\_2) and tpzH(\overline{\text{CE}}) are measured with S1 open, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpzL(\overline{\text{CS}}\_1, \overline{\text{CS}}\_2) and tpzL(\overline{\text{CE}}\_1, \overline{\text{CS}}\_1, \overline{\text{CS}}\_1, \overline{\text{CS}}\_2) and tpzL(\overline{\text{CE}}\_1, \overline{\text{CS}}\_1, \overline{\text{CS}}\_2) and tpzL(\overline{\text{CS}}\_1, \overline{\text{CS}}\_2) and tpzL(\overline{\text{CS}}\_1, \overline{\text{CS}}\_1, \overlin open and  $C_L \le 5$  pF and are measured between the 1.5 V level on the input to the V<sub>OH</sub> – 500 mV level on the output. tp<sub>LZ</sub>( $\overline{WE}$ ), tp<sub>LZ</sub>( $\overline{CS_1}$ , CS<sub>2</sub>) and tp<sub>LZ</sub>( $\overline{OE}$ ) are measured with S<sub>1</sub> closed and  $C_L \le 5$  pF and are measured between the 1.5 V level on the input and the VoL+500 mV level on the output.

<sup>\*</sup>See the last page of this spec for Group A Subgroup testing information.

## **SWITCHING WAVEFORMS**



Write Mode (With  $\overline{OE} = LOW$ )



## Read Mode

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93412A/412, a disabled output is HIGH.

# **GROUP A SUBGROUP TESTING**

## DC CHARACTERISTICS

Parameter Symbol	Subgroups
Voh	1, 2, 3
V <sub>OL</sub>	1, 2, 3
ViH	1, 2, 3
V <sub>IL</sub>	1, 2, 3
lıL	1, 2, 3
lін	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
V <sub>CL</sub>	1, 2, 3
ICEX	1, 2, 3

## **SWITCHING CHARACTERISTICS**

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	12	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	13	t <sub>s</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
3	t <sub>PZH</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11	14	th(CS1, CS2)	9, 10, 11
4	tPZL(CS1, CS2)	9, 10, 11	15	t <sub>PW</sub> (WE)	9, 10, 11
5	t <sub>PZH</sub> (WE)	9, 10, 11	16	t <sub>PHZ</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
6	t <sub>PZL</sub> (WE)	9, 10, 11	17	t <sub>PLZ</sub> ( <del>CS</del> <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
7	t <sub>PZH</sub> ( <del>OE</del> )	9, 10, 11	18	t <sub>PHZ</sub> (WE)	9, 10, 11
8	t <sub>PZL</sub> ( <del>OE</del> )	9, 10, 11	19	t <sub>PLZ</sub> (WE)	9, 10, 11
9	t <sub>S</sub> (A)	9, 10, 11	20	t <sub>PHZ</sub> ( <del>OE</del> )	9, 10, 11
10	t <sub>h</sub> (A)	9, 10, 11	21	t <sub>PLZ</sub> ( <del>OE</del> )	9, 10, 11
11	t <sub>S</sub> (DI)	9, 10, 11			

## **MILITARY BURN-IN**

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.