


## SWITCHING N-CHANNEL POWER MOS FET INDUSTRIAL USE



### DESCRIPTION

The 2SK1492 is N-channel MOS Field Effect Transistor designed for high voltage switching applications.

### FEATURES

- Low On-state Resistance  
 $R_{DS(on)} = 0.12 \Omega \text{ MAX. (} V_{GS} = 10 \text{ V, } I_D = 18 \text{ A)}$
- Low  $C_{iss}$   $C_{iss} = 3 \text{ 000 pF TYP.}$
- Built-in G-S Gate Protection Diodes
- High Avalanche Capability Ratings

### QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

### ABSOLUTE MAXIMUM RATINGS

Maximum Temperatures

Storage Temperature	-55 to +150 °C
Channel Temperature	150 MAX. °C

Maximum Power Dissipation

Total Power Dissipation ( $T_a = 25 \text{ °C}$ )	140	W
---	-----	---

Maximum Voltages and Currents ( $T_a = 25 \text{ °C}$ )

$V_{DSS}$	Drain to Source Voltage	250	V
$V_{GS}$	Gate to Source Voltage	$\pm 30$	V
$I_{D(DC)}$	Drain Current (DC)	$\pm 35$	A
$I_{D(pulse)^*}$	Drain Current (pulse)	$\pm 140$	A

\*  $PW \leq 10 \mu s$ , Duty Cycle  $\leq 1 \%$

Maximum Avalanche Capability Ratings\*\*


$I_{AS}$	Single Avalanche Current	52.5	A
$E_{AS}$	Single Avalanche Energy	2 500	mJ

\*\*Starting  $T_{ch} = 25 \text{ °C}$ ,  $R_G = 25 \Omega$ ,  $V_{GS} = 20 \text{ V} \rightarrow 0$


**ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 25 °C)**

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain to Source On-state Resistance	R <sub>DS(on)</sub>		0.08	0.12	Ω	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 18 A
Gate to Source Cutoff Voltage	V <sub>GS(off)</sub>	2.5		3.5	V	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA
Forward Transfer Admittance	y <sub>fs</sub>	7.0			S	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 18 A
Drain Leakage Current	I <sub>DSS</sub>			100	μA	V <sub>DS</sub> = 250 V, V <sub>GS</sub> = 0
Gate to Source Leakage Current	I <sub>GSS</sub>			±10	μA	V <sub>GS</sub> = ±30 V, V <sub>DS</sub> = 0
Input Capacitance	C <sub>iss</sub>		3 000		pF	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz
Output Capacitance	C <sub>oss</sub>		1 500		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>		620		pF	
Turn-On Delay Time	t <sub>d(on)</sub>		50		ns	V <sub>GS</sub> = 10 V V <sub>DD</sub> = 150 V I <sub>D</sub> = 18 A, R <sub>G</sub> = 10 Ω R <sub>L</sub> = 8.3 Ω
Rise Time	t <sub>r</sub>		240		ns	
Turn-Off Delay Time	t <sub>d(off)</sub>		140		ns	
Fall Time	t <sub>f</sub>		100		ns	
Total Gate Charge	Q <sub>G</sub>		80		nC	V <sub>GS</sub> = 10 V I <sub>D</sub> = 35 A V <sub>DD</sub> = 200 V
Gate to Source Charge	Q <sub>GS</sub>		17		nC	
Gate to Drain Charge	Q <sub>GD</sub>		50		nC	
Diode Forward Voltage	V <sub>F(S-D)</sub>		1.0		V	I <sub>F</sub> = 35 A, V <sub>GS</sub> = 0
Reverse Recovery Time	t <sub>rr</sub>		370		ns	I <sub>F</sub> = 35 A di/dt = 50 A/μs
Reverse Recovery Charge	Q <sub>rr</sub>		2.8		μC	

**Test Circuit 1: Avalanche Time**



**Test Circuit 2: Switching Time**



**Test Circuit 3: Gate Charge**

